

Managing Application Resilience A Programming Language Approach

Saurabh Hukerikar, *Pedro C. Diniz* and Robert F. Lucas {saurabh, pedro, rflucas@isi.edu} USC Information Sciences Institute

> Presentation at NIST Gaithersburg, Maryland July 21, 2015



Research partially funded by the US Army Research Office under Contract #63295-CS-ACI

USC Viterbi School of Engineering



The Exascale Challenge



- Technology Trends:
 - Future systems will be based on VLSI technology less
 reliable than that used today (smaller devices/margins)
 - Expected **increase** in Soft Error Rate
- Programming Model Impact:
 - Faults will become the norm, not the exception

These changes require the development of a new range of resilient applications that can react flexibly to runtime errors







- 2006 Univ. of Virginia builds "Big MAC" out of 1,100 Apple G5
 - Claimed 3rd fastest system in the world
 - Reality: system would not stay up during the day; only at night
 - Reason: PC motherboards don't use ECC memory. Cosmic rays from the Sun caused too many single-bit memory faults
 - After few months decommissioned and sold for parts on eBay
- Other cases:
 - LANL @ 5,000' altitude gets more cosmic rays than at sea level.
 - Supercomputers there see increased gates flip spontaneously in memory and processor chips;
 - SNL has seen bits flip inside data as it flowed from node to node in Red (was a HW problem not cosmic rays)



USC Viterbi School of Engineering Large Scale Studies of DRAM Failures: High-Performance System



- System: Jaguar @ Oak Ridge Natl. Lab.
 - 11 months study
- Conclusions:
 - Both transient and permanent faults in the field, but that permanent faults constitute at least 70% of all DRAM failures.
 - Multi-bit faults such as row, column and bank faults constitute almost 50% of the DRAM failures in Jaguar's memory system.
 - ChipKill error-correcting codes (ECC) are extremely effective, reducing the node failure rate from uncorrected DRAM errors by 42x compared to single-error correct/double-error detect (SEC-DED) ECC.

References

V. Sridharan and D. Liberty, "A Study of DRAM Failures in the Field, Proc. of 2012 the ACM/IEEE Supercomputing Conf., 2012







Transient error bit flips in memory are the first place we are experiencing continuous failure. Thankfully, ECC memory continuously fixes the single bit errors, but not double bit errors

- Double bit Error Rate
 - Jaguar has a lot of memory (362 TB)
 - It endures a Constant Stream of Single Bit Errors (ECC corrects these)
 - It has a double bit error about every 24 hours (beats DRAM FIT rate)
 - ChipKill allows the system to run through double bit errors but DRAM can not correct double bit errors
- What is double bit Error Rate of Exascale system?
 - Exascale system target is 128 PB of memory (354 times Jaguar)
 - Translates into a double bit error about every 4 minutes
 - Frequent enough to need something better than ChipKill at Exascale



USC Viterbi

School of Engineering

Data from Al Geist @ Oak Ridge Natl. Lab., 2013



System Scale: Trends & Projections



	2009	2012	2016	2020
System Peak Performance	2 Petaflops	20 Petaflops	~200 Petaflops	1 Exaflops
System Memory	0.3 PB	1.5 PB	~5 PB	~30 PB
System Node Count	8,000	18,000	~50,000	~100,000
Total Core Count	300,000	1,500,000	~ 50 million	~1 billion
Mean Time To Interrupt (MTTI)	1 day	20 hours	40 – 50 minutes	20 minutes
Power	7MW	8.2MW	~15MW	20MW

Petascale systems today already experience¹:

- ~20 faults/hour
- 1 double-bit DRAM error every 24 hours
- Constant stream of single bit memory errors



[¹] Al Geist, "What is the monster in the closet?" Talk at Workshop on Architectures I: Exascale and Beyond: Gaps in Research, Gaps in our Thinking



Resilience: Hardware Challenges



- Number of components both memory and processors will increase by an order of magnitude which will increase hard and soft errors
- Smaller circuit sizes, running at lower voltages to reduce power consumption, increases the probability of switches flipping spontaneously due to thermal and voltage variations as well as radiation, increasing transient errors
- Power management cycling significantly decreases the components lifetimes due to thermal and mechanical stresses
- Resistance to add additional HW detection and recovery logic right on the chips to detect silent errors as it will increase power consumption by 15% and increase the chip costs.
- Heterogeneous systems make error detection and recovery even harder, for example, detecting and recovering from an error in a GPU can involve hundreds of threads simultaneously on the GPU and hundreds of cycles in drain pipelines to begin recovery.





Resilience: Software Challenges



- Existing fault tolerance techniques (global checkpoint/global restart) will be impractical at Exascale.
- There is no standard fault model, nor standard fault test suite or metrics to stress resilience solutions and compare them fairly.
- Errors, fault root causes, and propagation are not well understood. Hard to solve something that isn't understood
- Current programming models and languages do not offer a paradigm for resilient programming. A failure of a single task often leads to the killing of the entire MPI application.
- Current applications (and most System software) is not fault tolerant nor fault aware and is not designed to confine errors/faults, to avoid or limit their propagation, and to recover from them in a holistic fashion. (perfect opportunity for co-design)









- Hardware TMR (Triple Modular Redundancy)
- More ECC and/or ChipKill
- Software Approaches:
 - Check-Pointing and Restart (C/R) to disk/memory
 - FT-MPI (redundancy and/or protection of messages)
 - Software TMR replication of pointers/code
 - Algorithm Based Fault Tolerance (ABFT)
- Holistic Approaches:
 - Use high-level approaches to convey Algorithm-level Knowledge
 - Checkpoint size reduction (programmer assisted variable check-pointing)







Reference:

Oldfield et al., *Modeling the Impact of Checkpoints on Next-Generation Systems*. MSST, 2007



(Courtesy of Lucy Nowell & Sonia Sachs, at DoE)



Reference:

Schroeder and Gibson, Understanding Failures in Petascale Computers. Journal of Physics, 2007 (assuming that the number of cores per socket grows by a factor of 2 every 18, 24 and 30 months)







Reference:

Oldfield et al., *Modeling the Impact of Checkpoints on Next-Generation Systems*. MSST, 2007

Not a Scalable Approach



(Courtesy of Lucy Nowell & Sonia Sachs, at DoE)



Reference:

Schroeder and Gibson, Understanding Failures in Petascale Computers. Journal of Physics, 2007 (assuming that the number of cores per socket grows by a factor of 2 every 18, 24 and 30 months)





ABFT: Linear Algebra Computations



- Idea: Exploit Linearity and Associativity of Algebraic Operations
 - Compute CheckSum of Rows and Columns
 - Check the CheckSum of Results Equals Sum of CheckSums
- Extend to More Complex Linear Operations
 - LU, Cholesky and QR Factorization
- Can Detect and Correct Single Errors
 - Linear Space and Time Complexity
- Works for Limited Computations...

References:

K. Huang, J. Abraham, "Algorithm-Based Fault Tolerance for Matrix Operations," IEEE Trans. on Comp. (Spec. Issue Reliable & Fault-Tolerant Comp.), C-33, 1984, pp. 518-528



Aurelien Bouteiller, Thomas Herault, George Bosilca, Peng Du, and Jack Dongarra, "Algorithm-based Fault Tolerance for Dense Matrix Factorizations, Multiple Failures and Accuracy, ACM TECS, 2013







Naturally Resilient Algorithms

- Work at Lawrence Livermore Natl. Lab., Calif.
- Extensive fault injection campaign
 - 3 main AMG phases
 - 7 fault injection rates for each phase
 - 10,000 executions for each phase and fault injection rate

	Restriction	Interpolation	Relaxation
Rate 1	200 f, 4273 e/s	100 f, 5128 e/s	200 f, 1666 e/s
Rate 2	100 f, 2136 e/s	50 f, 2564 e/s	100 f, 833 e/s
Rate 3	20 f, 427 e/s	10 f, 513 e/s	20 f, 167 e/s
Rate 4	10 f, 214 e/s	5 f, 256 e/s	10 f, 83 e/s
Rate 5	2 f, 43 e/s	1 f, 51 e/s	2 f, 17 e/s
Rate 6	1 f, 21 e/s	0.5 f, 25 e/s	1 f, 9 e/s
Rate 7	0.2 f, 4 e/s	0.1 f, 5 e/s	0.2 f, 2 e/s

• Vulnerability profile of each phase:



Naturally Resilient Algorithms

• Numeric errors smoothed out

USC Viterbi

School of Engineering

- The error spreads among the variables when execution returns to the finest levels.
- The correction on the coarsest grids is more significant than the subsequent contamination
- AMG's coarsening smoothes out the effects of large local errors
- Other errors induce segmentation faults





Reference:

Marc Casas-Guix, <u>Bronis R. de Supinski, Greg Bronevetsky</u>, Martin Schulz: "Fault Resilience of the Algebraic Multi-Grid Solver", Proc. of the Intl Conf. on Supercomputing (ICS) 2012: 91-100

USC Viterbi School of Engineering



#include "new critical var.h"

int main(int argc,char **argv)



```
int main (int argc, char** argv) {
    #pragma critical 3
    int* A_j = NULL;
    int A_i[100];
    int y_data[100], x_data[100], A_data[100];
    int jj = 0, i = 0;
```

```
//A_j = (int *) malloc (sizeof(int) * 100);
```

```
for (jj = A_i[i]; jj < A_i[i + 1]; ++jj) {
y_data[i] += A_data[jj] * x_data[A_j[jj]];
}
```

```
free(A_j);
```



```
if (p1 == p2 || p1 == p3) {
#pragma critical 3
                                                     return p1;
 int *A_i = (int *)((int *)((void *)0));
                                                  } else if (p2 == p3) {
 int *A_i0 = (int *)((int *)((void *)0));
                                                     return p2;
 int *A_i = (int *)((int *)((void *)0));
                                                  } else {
 int A_i[100UL];
                                                     exit(1);
 int y_data[100UL];
 int x data[100UL];
                                               }
 int A_data[100UL];
 int ii = 0;
 int i = 0;
//A_j = (int *) malloc (sizeof(int) * 100);
 for (jj = A_i[i]; jj < A_i[i + 1]; ++jj) {
  y_data[i] += (A_data[ii] * x_data[((int *)(triplication(A_i,A_i0,A_i1)))[ii]]);
 free(((int *)(triplication(A_j,A_j0,A_j1))));
 return 0:
```

void* triplication(p1, p2, p3) {

Software TMR: Pointer (index) Replication



USC Viterbi

School of Engineering







- HPCS Random Access Benchmark explicitly tolerates a finite number of errors in both memory and arithmetic.
- Iterative solvers like Algebraic Multi-Grid (AMG) can hill climb over errors in intermediate state.
- Post-processing such as iterative refinement after solving a linear system can correct for small errors, as a function of condition number.
- Users can add their own fault detection and correction techniques.





Focus of Our Work



Provide Linguistic Mechanisms to Convey Criticality of Errors

- Emphasis on keeping things simple
- Existing libraries and application code base need not be entirely rewritten
- Engage all software layers including the application
 - Compiler infrastructure,
 - Operating system
- Fault Model: SECDED Failures
- Complementary:
 - Check-Pointing & Restart: Increase Checkpoint Interval
 - Redundant Computation: Potential Energy Savings







Programming Model Extensions: Type Qualifiers

tolerant int rgb[XDIM][YDIM];

tolerant<MAX.VALUE=...> unsigned int counter;







<type>* <var> = (<cast>) tolerant_malloc(sizeof(<type>));

<type>* <var> = (<cast>) tolerant_malloc(NUM * sizeof(<type><MAX.VALUE=..>));







Simple Experiments



- Methodology:
 - "Inject" errors in memory
 - Check if storage has been labeled as tolerant
 - If so ignore; else continue (and possibly crash later)
- Simple Codes:
 - HPCC Random Access
 - Molecular Dynamics
 - Algebraic Multi-Grid Solver
 - Graph Breath-First-Search
- Simple "Amelioration":
 - Ignore in many cases (AMG will naturally converge...)
 - Remove offending data in other cases (MD code)









Experimental Results



	% Execution Runs to Completion					
Fault Injection Rate (minutes)	Random Access	Molecular Dynamics Simulation	Algebraic Multi-Grid Linear Solver	Graph Breadth-First- Search Traversal		
15	99.5 %	66.2 %	96.1 %	61.4 %		
10	99.2 %	61.3 %	92.7 %	32.8 %		
5	99.1 %	36.3 %	86.6 %	19.8 %		
2	97.4 %	7.1 %	81.2 %	2.3 %		
1	96.1 %	1.2 %	6 <mark>3.3 %</mark>	0.8 %		

Fault injection: Multi-bit faults, non-recoverable by ECC





Vulnerability Analysis: Execution Lifetime



24



Safely Ignore Errors: Programmer knows best

If molecule outside box – ignore it - removed

Just keep computing (ex. NaN) will converge – albeit slower

Just crashed – nothing you can do about it for the time being



How about Silent Data Corruption?



Application level fault detection approach that is based on adaptive redundant multithreading

(*simple*) Idea:

- 1. Programmer define structured code blocks.
- 2. Blocks are executed by multiple threads
- 3. Their outputs compared for error detection/correction





Detection and Recovery: Robust Code Blocks



```
#pragma robust private (variable list ... )
  shared (variable list ... )
   compare (variable list ... ) {
   /* ... code ... */
```

- How to use this information?
 - Dual Threading for detection of invalid executions
 - Triple Treading uses "compare" variables for voting
 - Can be Adaptive
 - Dual threading for simple detection
 - Roll-back and proceed with Triple-Threading







Robust Directive





Adaptive Strategy



- Monitoring Events *corrected errors*
- Time Since Last Event (TSLE) & Time Between Events (TBE)
 - On Event Activate Redundant Threading
 - Deactivate if event-free execution extends beyond TBE
- More "aggressive" by increasing TBE
 - Trade-Off: Energy vs. Robustness







Lazy Fault Detection

USC Viterbi School of Engineering



- Redundant Computation and Detection "off-critical path"
- Intermediate Results Committed to a Ring Buffer
- Dedicated "lazy" detection thread which does value comparison





Experimental Evaluation



• Applications

- Double Precision Matrix-Matrix Multiply
- Sparse Matrix Vector Multiply
- Conjugate Gradient
- Self-Stabilizing CG (Variant of CG)

• Experiments

- Single compute node on USC's Center for High Performance Computing (HPCC)
- Dynamic Fault Injection Tool: Generates fault "events"
- Time to solution for 10000 application runs
- Fault Event Rate = 1, 2, 3, 4, 5 per run
- Fault distribution randomized











Numeric Results





Average execution times are 1.78x, 1.81x, 1.7x and 1.74x respectively (in comparison to the serial fault-free case)





Thread Placement Policy

- Where to place the redundant thread?
 - Trailing Thread:
 - Same processor core.
 - Data locality advantages for shared data.
 - Separate Cores:
 - Minimal impact on scheduling
 - Requires shared data to be replicated



USC Viterbi

School of Engineering



Thread Placement Policy

USC Viterbi School of Engineering





Separate Cores approach has marginally lower overhead





Many Response to Errors

USC Viterbi School of Engineering





Vision: Introspection





<u>USC</u>

- Assertion Language: We developed a new assertion language that allows the expression of user knowledge about dynamic program state, tolerance requirements, and the fault-tolerant control of redundant program execution.
- ROSE: The ROSE compiler infrastructure used to perform an optimized translation from constructs of the assertion language into the knowledge base and rules of the introspection framework and its inference engine.
- Introspection Framework for Resilience (IFR): The IFR monitors the execution of the application and recognizes special events such as uncorrected faults detected by ECC or violations of a correctness predicate. It reasons about each event and generates an appropriate action based on the results of its analysis, the application's resilience requirements, and the computation status.
- Knowledge/Experience Database (KEX): The KEX stores knowledge about the application as well as behavioral data extracted from actual executions and IFR analysis. This information can be used both by the software developer and the compiler to adapt their strategies and enhance the resilience of subsequent versions of the application.



Future Trends



- Will this problem be relevant in 5, 10 years?
 - Use NVRAMs, Resistive RAMs to C/R in Memory
- Will see better ECC-based Techniques
 - ChipKill Techniques are very Effective Today...
- Communication Libraries Will be more Robust
 - Does not seem to be a Problem Today
 - Efforts FT-MPI...
- Scheduling and Dynamically Adapt to Failing Nodes





Conclusion & Perspectives

- The need for Reliability is not New:
 - Hardware / Software TMR in Space-borne & Safety-critical systems.
 - HPC Systems have a 'different' constraint all simultaneously available and scalability issues.
- Plenty of system and application knowledge about <u>acceptable</u> <u>solutions</u> – but no widely accepted mechanisms to covey it.
- Programmers Need to be Aware the Machine is no longer 'perfect' – change of paradigm.







Acknowledgements





Scientific Discovery through Advanced Computing





Partial support for this work was provided by the US Army Research Office under Contract #63295-CS-ACI and Award W911NF-13-1-0219.

Partial support for this work was provided by the US Department of Energy (DoE) Office of Science, Advanced Scientific Computing Research through the SciDAC-3 SUPER Research Institute (Contract Number DE-SC0006844)



Sandia National Laboratories is a multi-program laboratory managed and operated by Sandia Corporation, a wholly owned subsidiary of Lockheed Martin Company, for the United States Department of Energy's National Nuclear Security Administration under contract DE-AC04- 94AL85000